Abstract: This paper describes a design procedure for mm-wave voltage controlled oscillator (VCO), based on large signal behavior of oscillator transconductance. Then, a new structure of LC-VCO is presented, which utilizes a transformer feedback to enhance the transconductance of the core transistors and to cancel the undesired parasitic effects. Using a 0.18-μm RF CMOS technology, the advantage of this VCO is examined by large signal analysis and simulation. The results illustrate improvement of 5 dB in phase-noise and 70% in tuning-range, compared to enhanced active gain conventional transformer feedback VCO. Finally, a compact layout for transformer design is proposed.
Introduction
The availability of bandwidth that enables multi-Gb/s wireless communication in the 60 GHz spectrum has motivated RF Engineers to design various CMOS transceivers in this millimeter-wave band [1] . One of the challenging problems in these transceivers is designing low-power and area efficient VCO with low phase noise and large tuning range. However, the requirements for this performance are affected by passive element losses and the gain limitation of active devices in the 60 GHz band. Using large sized transistors to achieve higher gain is not often a proper alternative. Also, utilizing large sized MOS varactors for tuning range improvement leads to phase noise degradation due to their low quality factor. Therefore, a sever tradeoff exists between oscillation frequency, phase noise, and tuning range. Recently, various designs have been proposed to increase the gain of the core transistors in millimeter-wave VCOs by overcoming the above mentioned tradeoff [2, 3] . A push-push oscillator is presented in [2] , in which the oscillation frequency is as twice as the resonance frequency of the LC-tank. This gives the possibility of the MOS transistors to operate at lower frequencies while having higher gains, and also the increase in quality factor of the varactors. Unfortunately, this topology suffers from single-ended or imperfect differential output with abated output power. Utilizing a transmission line as an admittance transformer [3] may provide higher negative conductance with small sized transistors. However, distributed circuits are often area inefficient and power hungry.
In this paper, a new transformer feedback differential LC-VCO is proposed, in which the inductance of the transformer is utilized to partially cancel the undesired parasitic capacitances and to enhance the negative transconductance of the active devices. Also, a compact layout for transformer design is proposed.
Design procedure and oscillator topology:
The main target in designing a millimeter-wave VCO is devoted to relax the start-up and to improve the phase noise. To achieve this, we utilize a design procedure which maximizes the negative transconductance for a generic millimeter-wave oscillator, depicted by the half circuit model in Fig. 1 a. In this circuit, the transistors widths and the feedback factor must provide adequate gain within the entire band. However, a large bias current needs wide transistor to preserve the current density associated with maximum frequency f max . On the other hand, large parasitics in wide transistors may severely impair both the tuning range and the phase noise performance at mm-wave band. According to the half-circuit model of Fig. 1 a, transconductance (G m ) and capacitance (C) seen from the drain of M 1 can be derived as follows.
where C ds , C gd , C gs (which are directly related to the width of the transistor) are drain-source capacitance, gate-drain capacitance, gate-source capacitance, respectively. Also, k denotes the feedback gain, g m (v) represents the large signal transconductance of transistor, and g ds (v) is large signal output conductance. To realize the feedback gain, we utilize two highly coupled inductors, L1 and L2 ( Fig. 1 b) . Thus the feedback gain factor can be calculated as k = √ (L2/L1). For calculating Gm, we can write the drain current
with defining a describing function or method used in [4] as: (3) where I 0 , V gs , and V ds are DC current and sum of DC and AC voltage of gatesource and drain source, respectively. ϕ is phase difference between gate and drain, which depends on transistor capacitors and conductance. Multiplying two sides of Eq. (3) by cos(ωt) and cos(ωt + ϕ) and integrating in one period, g m and g ds are obtained by:
can be modeled by [5] :
where, V t is threshold voltage, K 0 is a technology constant, λ is channel length modulation parameter, and θ is used to model mobility degradation due to vertical field. With some iterations between Eq. (4) and ϕ, minimum of G m is obtained for k = 2 and W = 17 μm in 60 GHz, 2.2 mA DC drain current, and 0.7 V of output amplitude. The current density for minimizing Gm is coincided with current density achieved in [6] for maximizing f max of transistor. In order to appraisal the behavior of the negative-G m block under large signal and high frequency operation, large signal simulations are exploited. Fig. 2 a shows the equivalent G m of the half circuit. As illustrated in Fig. 2 a, G m reaches its minimum value for k = 2.5 and transistor width W = 16 μm which are concurred with analytical expression. Fig. 2 b depicts parasitic capacitance of the half circuit. As shown in this figure, the parasitic capacitance is monotonically increased with W and k. This leads to deterioration of tuning range and phase noise performance of the VCO. Employing an inductor between the gate and the drain of each MOS transistor in series with a dc decoupling capacitance (Cd) can partially cancel the parasitic capacitance [7] . The effective transconductance and the total capacitance can be defined as:
where L C and Q C are the canceling inductance and its quality factor, respectively. Taking the advantages of Eq. (6) and (7) and performing the large signal simulations, it can be shown that by using L C = 700 pH with quality factor of 15, large amount of parasitic capacitances in negative G m stage can be canceled without significant impact on G m (Fig. 2 c, d ).
To avoid the designing of additional inductor, one can use the single side of transformer as canceling inductor. Now by merging L C with L2, we realize the transformer feedback oscillator in Fig. 3 a, which can provide parasitic cancelation without adding any extra inductor. Since L2 in this oscillator may not have the exact value for full parasitic cancellation, the parasitics are partially neutralized. Nevertheless, this partial cancellation will extent the tuning range, and gives the possibility of using a larger resonator inductance. Thus, the phase noise is reduced by increasing the oscillation amplitude. Additionally, the small impedance from the gate-to-drain of the core transistors at low frequencies prevents the phase difference resulted from gate flicker noise [8] . As explained in the next section, this transformer can be implemented with the same area required for one inductor.
The conventional transformer feedback VCO (Fig. 1 b) and the proposed VCO (Fig. 3) are simulated for identical current sources, core transistors, varactors and feedback gain (we choose k = 2 and W = 16). The oscillation frequency is ω 0 = 1/ √ (L1×(C ds +C gs +(C gd +C gs )×k 2 +2×C gd ×k)) for the Conventional VCO (Fig. 1 b) and (Fig. 3 a) VCO. Although the oscillation bands of these two VCOs must be the same, the resonator inductance of the proposed VCO (L1) is twice of the first one. Oscillators' phase noise and tuning range are depicted in Fig. 3 b. This figure illustrates that the tuning range (TR) and phase noise (PN) of the new VCO are improved by about 70% and 5 dB at 1 MHz, respectively, in comparison with the conventional transformer feedback VCO. Also, phase noise simulations suggest 3.5 dB improvement at 10 MHz offset for new VCO. These advantages stem from the canceling technique of the parasitics. Simulations show that the proposed circuit also displays good performance at other bias conditions. 
Transformer design
Substrate-induced loss is the dominant loss in spiral inductors at millimeterwave frequencies [9] . Thus, the transformer should be designed as compact as possible to minimize the loss mechanism. Coupling factor can inversely be related to geometric mean distance (GMD) between the pair inductors defined by [10] :
where w and d are metal width and pitch, respectively. A transformer with high coupling factor can be realized using stacked inductors, since its GMD between the pair inductors is lower than tapered transformer. Calculating coupling factor through electromagnetic formulation illustrates that the coupling factor of stacked transformer is as twice as tapered transformer. Stacked implementation requires small area, alleviates substrate-induced losses, and improves the quality factor of the inductors. Since varactors dominate the quality factor of the resonator at millimeter-wave frequencies, a resonator inductor with a quality factor larger than 10 slightly affect the overall resonator quality factor. Therefore, we decide to implement the resonator inductors (L1, L3) and feedback inductors (L2, L4) symmetrically with metal 5 and metal 6, respectively. We designed resonator inductors (L1, L3) differentially (Fig. 3 c) . To realize the above mentioned feedback factor (k), small resonator inductances (L1, L3) and large feedback inductances (L2, L4) are used. For realization of dissimilar inductances values, the metal width of (L1, L3) is chosen wider than (L2, L4). The inductor with larger metal width may generate less magnetic flux; therefore, it has lower inductance. However, its metal resistance decreases and the quality factor of transformer inductor is enhanced. The metal width of L1 and L2 are 12 μm and 6 μm, respectively. Although (L2, L4) have narrower widths with a higher metal loss, they show lower substrate loss which gives the possibility of increasing their quality factors. As a result, the third term in Eq. (6) 
Simulation results
EM simulations are used to extract the transformer S parameters. In this transformer, L2 has superior Q compared to conventional transformer, used in the previous simulations. After EM analysis, some extra parasitic capacitance is also added, and practical k and coupling factor are found. Therefore, the transformer feedback VCO with cancelation technique is redesigned and simulated using a 0.18-μm RF CMOS process with the EM extracted parameters of transformer. Since at mm-wave frequencies the hole generation problem, observed in few gigahertz frequencies, is almost vanished [11], we use a simple minimum length PMOS transistor instead of an AMOS varactor to tune the VCO. To drive a 50 Ω load, a two-stage common-source output buffer [3] is employed. The supply voltage is equal to 1.8 V, and the core power consumption of the VCO is 11.5 mW. The simulated tuning range is equal to 3.8 GHz (57.9-61.7 GHz) and the phase noise is from −93 dBc/Hz to −85 dBc/Hz at 1 MHz offset within the entire band. The output delivered power of this oscillator on a 50 Ω load is about −12 dBm. The common figure of merit for oscillator [7] of the simulated circuit is nearly −175 dBc/Hz.
Conclusion
In this paper the parasitic cancelation technique in millimeter-wave transformer feedback VCO has been proposed, which simultaneously improves the tuning range and phase noise. It uses a transformer feedback which partially cancels out the parasitic capacitance and enhances the negative-G m of the active core devices. Simulation results of the proposed VCO using a 0.18-μm RF CMOS process along with electromagnetic analysis of the transformer illustrate 4 GHz tuning range around 60 GHz, −90 dBc/Hz phase-noise at 1 MHz offset, and a DC power consumption of nearly 11.5 mW.
